

Seminar

Flexible On-Chip Interconnect for Runtime Reconfigurable Inference Dataflows of Neural Networks

Modern neural networks present a challenge in computational complexity on embedded platforms. However, their structures can offer a wide range of data reuse opportunities to reduce the cost of on-chip data movement. These reuse opportunities can be exploited through different dataflows. Convolutional neural network layers can be diverse in their dimensions and their execution style (depthwise, pointwise, dilated, etc.), making some reuse opportunities more attractive than others, depending on the the properties of the layer. For an embedded hardware to make use of all the possible reuse opportunities, a flexible on-chip interconnect is necessary, which is able to change the flow of execution at runtime.

Contact

Nael Fafous

Department of Electrical and Computer Engineering
Chair of Integrated Systems

Phone: +49.89.289.23858

Building: N1 (Theresienstr. 90)

Room: [N2116](#)

Email: nael.fafous@tum.de

Advisors

Nael Yousef Abdullah Al-Fafous, Manoj Rohit Vemparala