Bringing a RISC-V to Life: Implementation of tooling for a RISC-V CPU

RISC-V is the upcoming instruction set architecture of the future. We have taped out our own RISC-V chip for security purposes.

Your task is to implement various testing routines for a RISC-V CPU existing at the chair.

Prerequisites

This list is not final, rather a guideline for the competences required for successfully completing the project.

- Sufficient knowledge of C
- Experience with embedded programming and environment
- Some knowledge of cmake, as compilation works via cmake
- Some knowledge of python, as tooling is partially implemented with it.

Advisors

Alexander Hepp