Modeling of errors in Netlists

In a realistic Reverse Engineering Scenario, where a chip is delayered, imaged and then analysed, errors during earlier steps will hinder the later analysis. In order to better understand the effect of these errors on the steps for reverse engineering, this work should model errors which can occur during reverse engineering, and analyse their effect.

Prerequisites

Ideally:

1. Python / C
2. VHDL / Verilog

Contact

Johanna Baehr

Chair for Security in Information Technology
Head: Prof. Dr.-Ing. Georg Sigl
Technical University of Munich
Arcisstr. 21, 80333 Munich (Germany)

Tel.: +49 (89) 289 – 28246
Room: 0101.Z1.014
johanna.baehr@tum.de

Advisors

Johanna Baehr