**Seminar**

**Accessing DRAM**

This task deals with the different DRAM technologies, how they differ and how they are accessed. You should do a survey, digging into sdr to ddr5, their bus and timing parameters.

A good starting point is following paper:

[1] NXP DDR Memories

**Contact**

jens.noepel@tum.de

**Advisors**

Jens Nöpel