

Master's Thesis

# Design and Implementation of a Network Interface for a Fault-Tolerant Time-Division Multiplexed Network on Chip

Enabled by ever decreasing structure sizes, modern System on Chips (SoC) integrate a large amount of different processing elements, making them Multi-Processor System on Chips (MPSoC). These processing elements require a communication infrastructure to exchange data with each other and with shared resources such as memory and I/O ports. The limited scalability of bus-based solutions has led to a paradigm shift towards Network on Chips (NoC) which allow for multiple data streams between different nodes to be exchanged in parallel.

In order to implement a safety-critical real-time application on such an MPSoC, the NoC must fulfill certain requirements: it must ensure that no critical data gets lost, all critical data gets delivered within a certain deadline, and other applications cannot interfere with the critical application. And all this must be guaranteed even in case of a fault in the NoC.

## Goal

The goal of this thesis is to implement a Network Interface for a Time-Division Multiplexed NoC that meets the criteria described above and create tests to validate the behavior of the implemented hardware.

## Prerequisites

To successfully complete this project, you should already have the following skills and experiences:

- Very good programming skills in a hardware description language i.e. VHDL or (System)Verilog
- Solid Python programming skills
- At least basic knowledge of the functionality of NoCs
- Self-motivated and structured work style

## Learning Objectives

By completing this project, you will be able to

- understand the concept of TDM NoCs
- design and implement a complex hardware module in SystemVerilog
- create tests to validate hardware modules
- document your work in form of a scientific report and a presentation

## Contact

Max Koenen  
Room N2118  
Tel. 089 289 23084  
max.koenen@tum.de

## Advisors

Max Koenen