

Seminar

Performance Evaluation for RISC-V-based Virtual Prototypes

RISC-V is gaining huge popularity in particular for embedded systems. Recently, a SystemC-based Virtual Prototype (VP) has been open sourced to lay the foundation for providing support for system-level use cases such as design space exploration, analysis of complex HW/SW interactions and power/timing/performance validation for RISC-V based systems. In this work, an efficient core timing model is proposed and integrate it into the VP core to enable fast and accurate performance evaluation for RISC-V based systems.

Contact

yasamin.moradi@tum.de

Advisors

Yasamin Moradi